Edge Rewrite
// HTMLRewriter · presentation

This page was redesigned at the edge.

Cloudflare fetched the original article and streamed it through HTMLRewriter to apply an entirely new visual system without rebuilding the source page.

Jump to content

ARM Cortex-X3

From Wikipedia, the free encyclopedia
ARM Cortex-X3
General information
Launched2022
Designed byArm
Performance
Max. CPU clock rate3.3 GHz to 3.6 GHz
Address width40-bit
Physical specifications
Cores
  • 1–8 (per cluster)
Cache
L1 cache128 KiB
(64 KiB I-cache with parity,
64 KiB D-cache) per core
L2 cache256–1024 KiB per core
L3 cache512 KiB – 16 MiB (optional)
Architecture and classification
MicroarchitectureARM Cortex-X3
Instruction setARMv9.0-A
Products, models, variants
Product code name
  • Makalu ELP
Variant
History
PredecessorARM Cortex-X2
SuccessorARM Cortex-X4

The ARM Cortex-X3 is the third generation X-series high-performance CPU core from Arm.[1][2]

It forms part of Arm's Total Compute Solutions 2022 (TCS22) along with Arm's Cortex-A715, Cortex-A510, Immortalis-G715 and CoreLink CI-700/NI-700.[3]

Architecture changes in comparison with ARM Cortex-X2

[edit]

The processor implements the following changes:[4]

  • Decode width: 6 (increased from 5)
  • Rename / Dispatch width: 8
  • micro-op (MOP) cache: 1.5k entries (reduced from 3k)
  • Reorder buffer (ROB): 320 entries (increased from 288)
  • Execution ports: 15
  • Pipeline length: 9 (reduced from 10)

Performance claims:

  • 25% peak performance improvement over the ARM Cortex-X2 in smartphones (3.3GHz, 1MB L2, 8MB L3).[5]
  • 11% IPC uplift over the ARM Cortex-X2, when based on the same process, clock speed, and cache setup (also known as ISO-process).[2]

Usage

[edit]

Architecture comparison

[edit]
"Prime" core
uArch Cortex-A78 Cortex-X1 Cortex-X2 Cortex-X3 Cortex-X4 Cortex-X925
Code name Hercules Hera Matterhorn-ELP Makalu-ELP Hunter-ELP Blackhawk
Architecture ARMv8.2 ARMv9 ARMv9.2
Peak clock speed ~3.0 GHz ~3.3 GHz ~3.4 GHz ~3.8 GHz
Decode width 4 5 6 10[8]
Dispatch 6/cycle 8/cycle 10/cycle
Max in-flight 2x 160 2x 224 2x 288 2x 320 2x 384 2x 768
L0 (Mops entries) 1536[9] 3072[9] 1536 0[8]
L1-I + L1-D 32+32 KiB 64+64 KiB
L2 128–512 KiB 0.25–1 MiB 0.5–2 MiB 2–3 MiB
L3 0–8 MiB[10] 0–16 MiB 0–32 MiB

See also

[edit]

References

[edit]
  1. "Next-gen Armv9 CPUs unleash compute performance - Arm Community". arm.com. 2022-06-28. Retrieved 2023-09-16.
  2. 1 2 "Arm Cortex-X3 and Cortex-A715: Next-gen CPUs redefined". Android Authority. 2022-06-28. Retrieved 2022-10-08.
  3. "Second generation Arm Total Compute Solutions - Arm Community". arm.com. 2022-06-28. Retrieved 2023-09-16.
  4. "Arm Unveils Next-Gen Flagship Core: Cortex-X3". WikiChip Fuse. 2022-06-28. Retrieved 2023-09-16.
  5. "ARM unveils Cortex-X3 (+25% peak performance) and Cortex-A715 (+20% efficiency)". GSMArena. Retrieved 2022-10-08.
  6. "MediaTek Launches Flagship Dimensity 9200 Chipset for Incredible Performance and Unmatched Power Savings". MediaTek. 2022-11-08.
  7. "Snapdragon 8 Gen 2 Defines a New Standard for Premium Smartphones". qualcomm.com. 2022-11-15. Retrieved 2022-11-15.
  8. 1 2 "Arm Cortex-X4, A720, and A520: 2024 smartphone CPUs deep dive". Android Authority. 2023-05-29. Retrieved 2023-06-01.
  9. 1 2 "Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence". anandtech.com. Archived from the original on May 26, 2020. Retrieved 2023-06-01.
  10. Schor, David (2020-05-26). "Arm Cortex-X1: The First From The Cortex-X Custom Program". WikiChip Fuse. Retrieved 2023-05-30.