Cloudflare fetched the original article and streamed it through HTMLRewriter to apply an entirely new visual system without rebuilding the source page.
This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing
This article is part of WikiProject Electronics, an attempt to provide a standard approach to writing articles about electronics on Wikipedia. If you would like to participate, you can choose to edit the article attached to this page, or visit the project page, where you can join the project and see a list of open tasks. Leave messages at the project talk pageElectronicsWikipedia:WikiProject ElectronicsTemplate:WikiProject Electronicselectronic
Text or other creative content from this version of Dual independent bus was copied or moved into System bus with this edit on 01:15, 10 November 2012. The former page's history now serves to provide attribution for that content in the latter page, and it must not be deleted as long as the latter page exists.
Latest comment: 20 years ago1 comment1 person in discussion
Revert. The technology was not replicated in any way by Intel; their quad-pumped bus did have double the effective speed (at the same clock speed) as the EV6 bus AMD got from DEC, but it was not the same technology. And DDR is not a copycat of RDRAM in any way. Anyway, the frontside bus on the Athlon was still called just that, because "system bus" and "frontside bus" have been synonymous since the Beginning of Time(tm) or mid-nineties. In short, this page has more issues than it does facts, and I am very happy to return it to a redirect.
SVI21:26, 4 August 2005 (UTC)Reply
Latest comment: 15 years ago1 comment1 person in discussion
There was no consensus on the requested deletion, but also no objection to my suggestion of evolving this into the main article on the single "system bus" idea, which is not really a "model". Perhaps it was confusing memory-mapped I/O with the modular implementation technique? W Nowicki (talk) 20:23, 25 May 2011 (UTC)Reply
