Verification condition generator

A verification condition generator is a common sub-component of an automated program verifier that synthesizes formal verification conditions by analyzing a program's source code using a method based upon Hoare logic. VC generators may require that the source code contains logical annotations provided by the programmer or the compiler such as pre/post-conditions and loop invariants (a form of proof-carrying code). VC generators are often coupled with SMT solvers in the backend of a program verifier. After a verification condition generator has created the verification conditions they are passed to an automated theorem prover, which can then formally prove the correctness of the code.

Methods have been proposed to use the operational semantics of machine languages to automatically generate verification condition generators.^[1]

References

↑ John Matthews; J. Strother Moore; Sandip Ray; Daron Vroon (2005). "Verification Condition Generation Via Theorem Proving". In Miki Hermann; Andrei Voronkov (eds.). Proc. Int. Conf. Logic for Programming, Artificial Intelligence, and Reasoning. LNCS. Vol. 4246. Springer. pp. 362–376.

This computer science article is a stub. You can help Wikipedia by adding missing information.

[1] John Matthews; J. Strother Moore; Sandip Ray; Daron Vroon (2005). "Verification Condition Generation Via Theorem Proving". In Miki Hermann; Andrei Voronkov (eds.). Proc. Int. Conf. Logic for Programming, Artificial Intelligence, and Reasoning. LNCS. Vol. 4246. Springer. pp. 362–376.

[1]

A page that knows where it met you.

References