Talk:Second Level Address Translation
Add topicLatest comment: 6 years ago by Philip Trueman in topic Other processors?
| This is the talk page for discussing improvements to the Second Level Address Translation article. This is not a forum for general discussion of the subject of the article. |
Article policies
|
| Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
 | This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||
| ||||||||||||||
 | The content of Extended Page Table was merged into Second Level Address Translation on June 28, 2013. The former page's history now serves to provide attribution for that content in the latter page, and it must not be deleted as long as the latter page exists. For the discussion at that location, see its talk page. |
| The content of Rapid Virtualization Indexing was merged into Second Level Address Translation on June 28, 2013. The former page's history now serves to provide attribution for that content in the latter page, and it must not be deleted as long as the latter page exists. For the discussion at that location, see its talk page. |
Other processors?
[edit]Is this article about the general idea, or just about the Intel implementation? It's not as though Intel architecture processors are the only ones to offer the functionality. IBM mainframes had the Shadow Table Bypass Assist 40 years ago. Philip Trueman (talk) 15:01, 7 January 2020 (UTC)