Talk:Memory latency
Add topic | This article is rated Stub-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||
| ||||||||||||||
Merge with SDRAM latency and CAS latency
[edit]User:Ham Pastrami I couldn't find a discussion for the merge to SDRAM latency and CAS latency done and I disagreed with it as just like memory bandwidth this is a WP:BROADCONCEPT scope general title where we can also have the details with specific technologies like SDRAM or other RAM chip latencies. As the latency from the processor's perspective is more than just the RAM chips, and involves memory controller, channels, interleaving, etc I don't why we should not have a matching article to memory bandwidth. Widefox; talk 21:03, 12 February 2018 (UTC)
- If you claim that there is a distinct subject to be written about here, then by all means, write the article. I still see nothing on this page that is worthy of separation, which is why I fulfilled the merge proposal. Those were not my proposals btw, there were at least 2 other editors who added them. Ham Pastrami (talk) 06:14, 13 October 2018 (UTC)
Unsubstantiated source for 15ns value
[edit]> 1 megabit DRAMs with 70 ns latency on a 30-pin SIMM module. Modern DDR4 DIMMs have latencies under 15 ns.
Then links to "Crucial Technology, "Speed vs. Latency" article, which says nothing about actual value like that.
Modern DDR4 is maybe 50ns at best, and often 70-110ns depending on exact timings and memory controller. 2A02:168:F609:3:A1B5:BB92:43D7:1EA3 (talk) 19:39, 20 September 2025 (UTC)