Edge Rewrite
everything Source code View original
// HTMLRewriter · presentation

This page was redesigned at the edge.

Cloudflare fetched the original article and streamed it through HTMLRewriter to apply an entirely new visual system without rebuilding the source page.

// request.cf · coarse context

A page that knows where it met you.

Only coarse request metadata is shown. This demo does not display or persist visitor IP addresses.

Country
US
Cloudflare location
CMH
Connection
HTTP/2
Language
Not provided

Ray ID: a22db9f5aae5f43c

Jump to content

// Workers AI · dad joke modeWhat did PowerPC e300 say? I've got a core issue.

From Wikipedia, the free encyclopedia
A 400 MHz MPC5200 from an EFIKA computer.

The PowerPC e300 is a family of 32-bit PowerPC microprocessor cores developed by Freescale Semiconductor introduced in 2004. It was designed primarily for system-on-a-chip (SoC) designs with speed ranging up to 800 MHz,[1] thus making them ideal for embedded applications. It was one of the first products released by Freescale, which had formed as a spin-off of Motorola in 2004.[2]

The e300 is a superscalar RISC core with 16/16 or 32/32 kB L1 data/instruction caches, a four-stage pipeline with load/store,[3] system register, branch prediction[4] and integer unit with optional double-precision FPU.[5] The e300 core is completely backwards compatible with the G2 and PowerPC 603e cores from which it derives.[6]

The e300 core is the CPU part of several SoC processors from Freescale:

  • The MPC83xx PowerQUICC II Pro family of telecom and network processors.[7]
  • The MPC51xx and MPC52xx family of automotive and industrial control processors.[8]
  • MSC7120 GPON, optical network processor integrated DSP unit.[9]

References

[edit]
  1. ↑ Brown, Eric (May 13, 2009). "802.11n access point design taps new PowerQUICC chip". LinuxDevices. QuinStreet. Archived from the original on August 13, 2025.
  2. ↑ Staff writer (May 3, 2004). "The Week in Review". Electronic Engineering Times. No. 1319. CMP Media. p. 8. ProQuest 208114285.
  3. ↑ Wright, Maury (May 23, 2012). "Designers Face Complex Choices as the Line between MCUs and Microprocessors Blurs". Electronic Products. AspenCore.
  4. ↑ Rochange, Christine; Pascal Sainrat; Sascha Uhrig (2014). Time-Predictable Architectures (ebook ed.). Wiley. ISBN 111879026X – via Google Books.
  5. ↑ Johnson, R. Colin (August 19, 2010). "Freescale adds low-end PowerQuicc processors". EETimes. AspenCore. Archived from the original on June 9, 2026.
  6. ↑ Hallinan, Christopher (2006). Embedded Linux Primer: A Practical Real-World Approach. Pearson Education. pp. 50–51. ISBN 9788131713525 – via Google Books.
  7. ↑ Frenzel, Louis (September 6, 2004). "Fiber Comes Home". Electronic Design. Vol. 52, no. 19. Penton Media. p. 44. ProQuest 221039903.
  8. ↑ Benz, Benjamin (March 2008). "Triple-Core für Ultra-Mobile-PCs" [Triple-Core for Ultra-Mobile-PCs]. c't (in German). Heinz Heise. p. 32 – via the Internet Archive.
  9. ↑ Frenzel, Louis E. (April 12, 2007). "High-Density SoC Makes GPON and FTTH Triple Play Practical and Affordable". Electronic Design. Vol. 55. Penton Media. p. 28. ProQuest 221008296.
Retrieved from "https://en.wikipedia.org/w/index.php?title=PowerPC_e300&oldid=1358514837"