Edge Rewrite
// HTMLRewriter · presentation

This page was redesigned at the edge.

Cloudflare fetched the original article and streamed it through HTMLRewriter to apply an entirely new visual system without rebuilding the source page.

// request.cf · coarse context

A page that knows where it met you.

Only coarse request metadata is shown. This demo does not display or persist visitor IP addresses.

Country
US
Cloudflare location
CMH
Connection
HTTP/2
Language
Not provided

Ray ID: a402313c3a427929

Jump to content

Integrated circuit packaging

From Wikipedia, the free encyclopedia
(Redirected from IC packaging)

Cross section of a dual in-line package. This type of package houses a small semiconducting die, with microscopic wires attaching the die to the lead frames, allowing for electrical connections to be made to a PCB.
Dual in-line (DIP) integrated circuit metal lead frame tape with contacts

Integrated circuit packaging is the final stage of semiconductor device fabrication, in which the die is encapsulated in a supporting case that prevents physical damage and corrosion. The case, known as a "package", supports the electrical contacts which connect the device to a circuit board.

The packaging stage is followed by testing of the integrated circuit.

Semiconductor package

[edit]

A semiconductor package is a metal, plastic, glass, or ceramic casing containing one or more discrete semiconductor devices or integrated circuits. Individual components are fabricated on semiconductor wafers (commonly silicon) before being diced into die, tested, and packaged. The package provides a means for connecting it to the external environment, such as printed circuit board, via leads such as lands, balls, or pins; and protection against threats such as mechanical impact, chemical contamination, and light exposure. Additionally, it helps dissipate heat produced by the device, with or without the aid of a heat spreader. There are thousands of package types in use. Some are defined by international, national, or industry standards, while others are particular to an individual manufacturer.

Package functions

[edit]
Bell jar covering assembly of plastic and wires, on an engraved plaque commemorating 50 years of the transistor
This replica of the first laboratory transistor shows connecting leads and a glass jar for protection; packaging the device was critical to its success.

A semiconductor package may have as few as two leads or contacts for devices such as diodes, or in the case of advanced microprocessors, a package may have several thousand connections. Very small packages may be supported only by their wire leads. Larger devices, intended for high-power applications, are installed in carefully designed heat sinks so that they can dissipate hundred or thousands of watts of waste heat.

In addition to providing connections to the semiconductor and handling waste heat, the semiconductor package must protect the "chip" from the environment, particularly the ingress of moisture. Stray particles or corrosion products inside the package may degrade performance of the device or cause failure.[1] A hermetic package allows essentially no gas exchange with the surroundings; such construction requires glass, ceramic or metal enclosures.

Design considerations

[edit]
Various IC packages (left to right): TSSOP-32, TQFP-100, SO-20, SO-14, SSOP-28, SSOP-16, SO-8, QFN-28

Electrical

[edit]

The current-carrying traces that run out of the die, through the package, and into the printed circuit board (PCB) have very different electrical properties compared to on-chip signals. They require special design techniques and need much more electric power than signals confined to the chip itself. Therefore, it is important that the materials used as electrical contacts exhibit characteristics like low resistance, low capacitance and low inductance.[2] Both the structure and materials must prioritize signal transmission properties, while minimizing any parasitic elements that could negatively affect the signal.

Controlling these characteristics has become important as the rest of technology begins to speed up. Packaging delays have the potential to make up almost half of a high-performance computer's delay, and this bottleneck on speed is expected to increase.[2]

Mechanical and thermal

[edit]

The integrated circuit package must resist physical breakage, keep out moisture, and also provide effective heat dissipation from the chip. Moreover, for RF applications, the package is commonly required to shield electromagnetic interference, that may either degrade the circuit performance or adversely affect neighboring circuits. Finally, the package must permit interconnecting the chip to a PCB.[2] The materials of the package are either plastic (thermoset or thermoplastic), metal (commonly Kovar) or ceramic. A common plastic used for this is epoxy-cresol-novolak (ECN).[3] All three material types offer usable mechanical strength, moisture and heat resistance. Nevertheless, for higher-end devices, metallic and ceramic packages are commonly preferred due to their higher strength (which also supports higher pin-count designs), heat dissipation, hermetic performance, or other reasons. Generally, ceramic packages are more expensive than similar plastic packages.[4]

Some packages have metallic fins to enhance heat transfer, but these take up space. Larger packages also allow for more interconnecting pins.[2]

Economic

[edit]

Cost is a factor in selection of integrated circuit packaging. Typically, an inexpensive plastic package can dissipate heat up to 2W, which is sufficient for many simple applications, though a similar ceramic package can dissipate up to 50W in the same scenario.[2] As the chips inside the package get smaller and faster, they also tend to get hotter. As the subsequent need for more effective heat dissipation increases, the cost of packaging rises along with it. Generally, the smaller and more complex the package needs to be, the more expensive it is to manufacture.[4] Wire bonding can be used instead of techniques such as flip-chip to reduce costs.[5]

Date code

[edit]

For semiconductor, manufacturers usually print the manufacturer's logo and the part number on the package using ink or laser marking. This makes it easier to distinguish the many different and incompatible devices packaged in relatively few kinds of packages. The markings often include a 4 digit date code, often represented as YYWW where YY is replaced by the last two digits of the calendar year and WW is replaced by the two-digit week number,[6][7] typically the ISO week number.

Very small packages often include a two-digit date code. One two-digit date code uses YW, where Y is the last digit of the year (0 to 9) and W starts at 1 at the beginning of the year and is incremented every 6 weeks (i.e., W is 1 to 9).[6] Another two-digit date code, the RKM production date code, use YM, where Y is one of 20 letters that repeat in a cycle every 20 years (for example, "M" was used to represent 1980, 2000, 2020, etc.) and M indicates the month of production (1 to 9 indicate January to September, O indicates October, N indicates November, D indicates December).

Parts

[edit]

Leads

[edit]

To make connections between an integrated circuit and the leads of the package, wire bonds are used, with fine wires connected from the package leads and bonded to conductive pads on the semiconductor die. At the outside of the package, wire leads may be soldered to a printed circuit board or used to secure the device to a tag strip. Modern surface mount devices eliminate most of the drilled holes through circuit boards, and have short metal leads or pads on the package that can be secured by oven-reflow soldering. Aerospace devices in flat packs may use flat metal leads secured to a circuit board by spot welding, though this type of construction is now uncommon.

Sockets

[edit]

Early semiconductor devices were often inserted in sockets, like vacuum tubes. As devices improved, eventually sockets proved unnecessary for reliability, and devices were directly soldered to printed circuit boards. The package must handle the high temperature gradients of soldering without putting stress on the semiconductor die or its leads.

Sockets are still used for experimental, prototype, or educational applications, for testing of devices, for high-value chips such as microprocessors where replacement is still more economical than discarding the product, and for applications where the chip contains firmware or unique data that might be replaced or refreshed during the life of the product. Devices with hundreds of leads may be inserted in zero insertion force sockets, which are also used on test equipment or device programmers.

Package materials

[edit]

Many devices are molded out of an epoxy plastic that provides adequate protection of the semiconductor devices, and mechanical strength to support the leads and handling of the package. The plastic can be cresol-novolaks, siloxane polyimide, polyxylylene, silicones, polyepoxides and bisbenzocyclo-butene.[8] Some devices, intended for high-reliability or aerospace or radiation environments, use ceramic packages, with metal lids that are brazed on after assembly, or a glass frit seal. All-metal packages are often used with high power (several watts or more) devices, since they conduct heat well and allow for easy assembly to a heat sink. Often the package forms one contact for the semiconductor device. Lead materials must be chosen with a thermal coefficient of expansion to match the package material. Glass may be used in the package as the package substrate to reduce its thermal expansion and increase its stiffness, which reduce warping and facilitate mounting of the package to a PCB.[9][10]

A very few early semiconductors were packed in miniature evacuated glass envelopes, like flashlight bulbs; such expensive packaging was made obsolete when surface passivation and improved manufacturing techniques were available.[1] Glass packages are still commonly used with diodes, and glass seals are used in metal transistor packages.

Package materials for high-density dynamic memory must be selected for low background radiation; a single alpha particle emitted by package material can cause a single event upset and transient memory errors (soft errors).

Spaceflight and military applications traditionally used hermetically packaged microcircuits (HPMs). However, most modern integrated circuits are only available as plastic encapsulated microcircuits (PEMs). Proper fabrication practices using properly qualified PEMs can be used for spaceflight.[11]

History

[edit]
Small-outline integrated circuit. This package has 16 "gull wing" leads protruding from the two long sides and a lead spacing of 0.050 inches.

Early integrated circuits were packaged in ceramic flat packs, which the military used for many years for their reliability and small size. The other type of packaging used in the 1970s, called the ICP (Integrated Circuit Package), was a ceramic package (sometimes round as the transistor package), with the leads on one side, co-axially with the package axis.

Commercial circuit packaging quickly moved to the dual in-line package (DIP), first in ceramic and later in plastic.[12] In the 1980s VLSI pin counts exceeded the practical limit for DIP packaging, leading to pin grid array (PGA) and leadless chip carrier (LCC) packages.[13] Surface mount packaging appeared in the early 1980s and became popular in the late 1980s, using finer lead pitch with leads formed as either gull-wing or J-lead, as exemplified by small-outline integrated circuit—a carrier which occupies an area about 30–50% less than an equivalent DIP, with a typical thickness that is 70% less.[13]

Early USSR-made integrated circuit. The tiny block of semiconducting material (the "die"), is enclosed inside the round, metallic case (the "package").

The next big innovation was the area array package, which places the interconnection terminals throughout the surface area of the package, providing a greater number of connections than previous package types where only the outer perimeter is used. The first area array package was a ceramic pin grid array package.[2] Not long after, the plastic ball grid array (BGA), another type of area array package, became one of the most commonly used packaging techniques.[14]

In the late 1990s, plastic quad flat pack (PQFP) and thin small-outline packages (TSOP) replaced PGA packages as the most common for high pin count devices,[2] though PGA packages are still often used for microprocessors. However, industry leaders Intel and AMD transitioned in the 2000s from PGA packages to land grid array (LGA) packages.[15]

Ball grid array (BGA) packages have existed since the 1970s, but evolved into flip-chip ball grid array (FCBGA) packages in the 1990s. FCBGA packages allow for much higher pin count than any existing package types. In an FCBGA package, the die is mounted upside-down (flipped) and connects to the package balls via a substrate that is similar to a printed-circuit board rather than by wires. FCBGA packages allow an array of input-output signals (called area-I/O) to be distributed over the entire die rather than being confined to the die periphery.[16] Ceramic substrates for BGA were replaced with organic substrates to reduce costs and use existing PCB manufacturing techniques to produce more packages at a time by using larger PCB panels during manufacturing.[17]

Traces out of the die, through the package, and into the printed circuit board have very different electrical properties, compared to on-chip signals. They require special design techniques and need much more electric power than signals confined to the chip itself.

Recent developments consist of stacking multiple dies in single package called SiP, for system in package, or three-dimensional integrated circuit. Combining multiple dies on a small substrate, often ceramic, is called an MCM, or multi-chip module. The boundary between a big MCM and a small printed circuit board is sometimes blurry.[18]

Common package types

[edit]
Left is X-ray of right PCB, showing metal lead frames inside IC packages

Operations

[edit]

For traditional ICs, after wafer dicing, the die is picked from the diced wafer using a vacuum tip or suction cup[19][20] and undergoes die attachment which is the step during which a die is mounted and fixed to the package or support structure (header).[21] In high-powered applications, the die is usually eutectic bonded onto the package, using e.g. gold-tin or gold-silicon solder (for good heat conduction). For low-cost, low-powered applications, the die is often glued directly onto a substrate (such as a printed wiring board) using an epoxy adhesive. Alternatively dies can be attached using solder. These techniques are usually used when the die will be wire bonded; dies with flip chip technology do not use these attachment techniques.[20][22]

IC bonding is also known as die bonding, die attach, and die mount.[23]

The following operations are performed at the packaging stage, as broken down into bonding, encapsulation, and wafer bonding steps. Note that this list is not all-inclusive and not all of these operations are performed for every package, as the process is highly dependent on the package type.

Sintering die attach is a process that involves placing the semiconductor die onto the substrate and then subjecting it to high temperature and pressure in a controlled environment.[24]

Hybrid integrated circuits

[edit]
A hybrid integrated circuit

Multiple semiconductor dies and discrete components can be assembled on a ceramic substrate and interconnected with wire bonds. The substrate bears leads for connection to an external circuit, and the whole is covered with a welded or frit cover. Such devices are used when requirements exceed the performance (heat dissipation, noise, voltage rating, leakage current, or other properties) available in a single-die integrated circuit, or for mixing analog and digital functions in the same package. Such packages are relatively expensive to manufacture, but provide most of the other benefits of integrated circuits.

A modern example of multi-chip integrated circuit packages would be certain models of microprocessor, which may include separate dies for such things as cache memory within the same package. In a technique called flip chip, digital integrated circuit dies are inverted and soldered to a module carrier, for assembly into large systems.[25] The technique was applied by IBM in their System/360 computers.[26]

Special packages

[edit]

Semiconductor packages may include special features. Light-emitting or light-sensing devices must have a transparent window in the package; other devices such as transistors may be disturbed by stray light and require an opaque package.[1] An ultraviolet erasable programmable read-only memory device needs a quartz window to allow ultraviolet light to enter and erase the memory. Pressure-sensing integrated circuits require a port on the package that can be connected to a gas or liquid pressure source.

Packages for microwave frequency devices are arranged to have minimal parasitic inductance and capacitance in their leads. Very-high-impedance devices with ultralow leakage current require packages that do not allow stray current to flow, and may also have guard rings around input terminals. Special isolation amplifier devices include high-voltage insulating barriers between input and output, allowing connection to circuits energized at 1 kV or more.

The very first point-contact transistors used metal cartridge-style packages with an opening that allowed adjustment of the whisker used to make contact with the germanium crystal; such devices were common for only a brief time since more reliable, less labor-intensive types were developed.[1]

Standards

[edit]

Just like vacuum tubes, semiconductor packages standards may be defined by national or international industry associations such as JEDEC, Pro Electron, or EIAJ, or may be proprietary to a single manufacturer.

See also

[edit]

References

[edit]
  1. 1 2 3 4 Lloyd P.Hunter (ed.), Handbook of Semiconductor Electronics, McGraw Hill, 1956, Library of Congress catalog 56-6869, no ISBN chapter 9
  2. 1 2 3 4 5 6 7 Rabaey, Jan (2007). Digital Integrated Circuits (2nd ed.). Prentice Hall, Inc. ISBN 978-0130909961.
  3. Ardebili, Haleh; Pecht, Michael G. (2009). "Plastic Encapsulant Materials". Encapsulation Technologies for Electronic Applications. pp. 47–127. doi:10.1016/B978-0-8155-1576-0.50006-1. ISBN 9780815515760. S2CID 138753417 via ResearchGate.
  4. 1 2 Greig, William (2007). Integrated Circuit Packaging, Assembly and Interconnections. Springer Science & Business Media. ISBN 9780387339139.
  5. "Wire Bond Vs. Flip Chip Packaging | Semiconductor Digest". 10 December 2016.
  6. 1 2 "Quality & Lead-free (Pb-free): Marking Convention". Texas Instruments. Archived from the original on 2015-10-04. Retrieved August 6, 2015.
  7. Vintage Calculators Web Museum:Frequently Asked Questions:"Date codes on electronics components and circuit boards". Retrieved 2020-04-23.
  8. Lee, Lieng-Huang (2000). "Adhesive and Sealant Chemistry". Applied Polymer Science: 21st Century. pp. 273–301. doi:10.1016/B978-008043417-9/50017-9. ISBN 978-0-08-043417-9. Electronic encapsulants may be considered as one kind of sealants: however, most of them are extremely moisture resistant for use as hermetic encapsulants (59). In Table 14, we list the properties of several potential candidates for encapsulants: epoxies, polyimides, polyxylylene, siloxane polyimide, silicones and bisbenzocyclo-butene. Among them, siloxane polyimides and bisbenzocyclobutene are relatively new materials. One of the siloxane polyimides was available from Microsil (60), and bisbenzocyclobutene has been commercialized by Dow Chemical as Cyclotene (61).
  9. "Intel Bets on Glass for Chip Substrate - EE Times". 16 June 2023. Archived from the original on 2023-06-17. Retrieved 2025-01-08.
  10. Delmdahl, Ralph & Paetzel, Rainer. (2014). Laser Drilling of High-Density Through Glass Vias (TGVs) for 2.5D and 3D Packaging. Journal of the Microelectronics and Packaging Society. 21. 53-57. 10.6117/kmeps.2014.21.2.053.
  11. Ronald K. Burek, Johns Hopkins APL Technical Digest. “The NEAR Solid-State Data Recorders.” 1998. Retrieved August 6, 2015.
  12. Dummer, G.W.A. (1978). Electronic Inventions and Discoveries (2nd ed). Pergamon Press. ISBN 0-08-022730-9.
  13. 1 2 Baker, R. Jacob (2010). CMOS: Circuit Design, Layout, and Simulation, Third Edition. Wiley-IEEE. ISBN 978-0-470-88132-3.
  14. Ken Gilleo (2003). Area array packaging processes for BGA, Flip Chip, and CSP. McGraw-Hill Professional. p. 251. ISBN 0-07-142829-1.
  15. "Land Grid Array (LGA) Socket and Package Technology" (PDF). Intel. Retrieved April 7, 2016.
  16. Riley, George (2009-01-30). "Flipchips: Tutorial #1". Archived from the original on January 30, 2009. Retrieved 2016-04-07.
  17. Materials for Advanced Packaging. Springer. 17 December 2008. ISBN 978-0-387-78219-5.
  18. R. Wayne Johnson, Mark Strickland and David Gerke, NASA Electronic Parts and Packaging Program. "3-D Packaging: A Technology Review." June 23, 2005. Retrieved July 31, 2015
  19. Die Attachment, Fluid Dispensing catalog from SPT small precision tools
  20. 1 2 "Die bonding techniques and methods". 9 July 2012.
  21. L. W. Turner (ed), Electronics Engineers Reference Book, Newnes-Butterworth, 1976, ISBN 0-408-00168-2, pages 11-34 through 11-37
  22. Lau, John H. (30 June 1994). Chip on Board: Technology for Multichip Modules. Springer. ISBN 978-0-442-01441-4.
  23. "What is the Die Attach process?". Oricus Semicon Solutions. 2021-11-01. Retrieved 2024-04-22.
  24. Buttay, Cyril, et al. "Die attach of power devices using silver sintering-bonding process optimization and characterization." HiTEN 2011. 2011.
  25. Keyan Bennaceur, Nature.com. “Mechanical Flip-Chip for Ultra-High Electron Mobility Devices.” September 22, 2015. April 23, 2015.
  26. Michael Pecht (ed) Integrated circuit, hybrid, and multichip module package design guidelines: a focus on reliability, Wiley-IEEE, 1994 ISBN 0-471-59446-6, page 183
[edit]